In this w ork, an implementation of a timemultiplexed downlink Rake receiv er complied with the IS-95 CDMA standard is presented. A l o w p o w er arc hitecture of the Rake receiver is implemented. A structure which provides the o set changing for the pseudo-random sequence (PN sequence) used for despreading of the CDMA signals is discussed. Arc hitecture for the e cien t t i m e m ultiplexing of the Rake ngers is also presented. The design was implemented using Xilinx FPGA. It was tested to be functionally correct and the performance was complied with IS-95.
I. Introduction
Code-division Multiple Access (CDMA) has becomev ery popular in wireless communication systems. IS-95 CDMA Testbed is a hardware testbed project to de ne and verify the baseband processing technologies, and try new baseband processing algorithm for the IS-95 CDMA mobile unit. As the pow er consumption in the handset has been one of the most important considerations in both system design and in implementation, another objective o f t h i s testbed project is to study the system tradeo and come up with a DSP/ASIC partition in designing of CDMA baseband chip set for IS-95 mobile unit which has optimal performance and minimal pow er consumption. The whole base-band processor of the mobile unit w as implemen ted in hardware and DSP. I n C D M A s p r e a d s p e ctrum system, Rake receiver 2] is used for the optimal demodulation for m ultipathpropagation paths. The computational complexity and the number of Rake ngers required render it impractical to implement the Rake receiver in DSP code. In this paper, a design and implementation of a time-multiplexing v ersion of Rak e receiver using FPGA is presented. The o verall structure of the demodulator is shown in gure 1. The focus of this paper is on the architecture which accommodate time-multiplexing for the rake ngers and the structure which a c hieve P N o s e t c hanging for con guration of the receiver. Also a low p o w er Rak e nger arc hitecture is presen ted. In section II, the justi cation for using FPGA to implement the Rak e receiver is given. In section III, the detail design and architecture of the Rak e receiver are presen ted. The implementation details using FPGA are discussed in section IV.
II.Rationale of Using FPGA During normal operation, each r a k e nger is required to obtain quan tized data from the front-end of the receiver, doing IQ and w alsh-code de-spreading as w ell as pilot averaging. These three tasks in volve m a n y additions and multiplications which are impractical to implement using DSP. Moreover, in order to capture multipath components, IS-95 speci es that three rake ngers, each o f which responsible for demodulating one multipath component, have to be deployed. In addition, 8 time over-sampling is used in IS-95 to improve the performance of the receiver. In order to exploit the bene t of the o ver-sampling, early-late gate is implemen ted to facilitate the choosing of the correct sub-samples. This will need tw o more rake ngers for eac h demodulating nger. Thus, nine rake ngers in total are required for normal operation of the receiver. For additional features, such as fast acquisition, more rake ngers are needed. Therefore, we are targeting for totally 9-12 rake ngers in the whole receiver, which lead to a complexity that is unrealistic to be implemented in DSP codes. Therefore we decided to implement the rak e receiver using FPGA.
III. Structure of the Rake Receiver

A. Structure of Rake Finger
In this implementation, w e adopted the low pow er rake nger structure proposed in 1] which accommodate the pilot-aided coherent m ultipath demodulation used in IS-95. Figure 2 shows the detail structure of the rak e nger described in 1]. In this structure, low pow er consumption is achieved by re-arrange the order of the three tasks performed by the rak e nger(IQ de-spreading, pilot averaging and walsh-code de-spreading) from the conventional implementation 2]. Contrary to the con ventional implemen tation of which the walsh de-spreading is done at the end of the Rake receiver, the Walsh despreading is moved ahead of the pilot averaging. In the con ventional architecture, all the operations carried out before the de-spreading have to be run at the c hip rate, whic h is 1.288MHz for IS-95. In the new arc hitecture, since walsh de-spreading is done right after the IQ sequence de-spreading, the multiplication and addition process after the w alsh de-spreading can be run at the symbol rate which is 19.2KHz for IS95. Th us, the a verage n umber of operation, and hence the po w er consumption is reduced substan tially.
B. Multiplexing
In order to reduce the hardware overhead, we time-multiplex the rake ngers. Instead of ha ving 12 ph ysical rak e ngers, our imple- Fig. 2 . Structure of the Rake Finger mentation contains 3 physical rake ngers, each time-multiplexed 4 times.
To successfully de-spread the received signals, the correct PN and walsh code have to be supplied to each rake nger in every quarter of a chip period. These information are generated from the address generator, the pn-walsh-generator and the multiplexing information table(MIT). The MIT is used to store the con guration information such as the desired subchip position, register content for I and Q channel (explain in section C) and a counter storing the o set of the walsh code for each logical nger. In every quarter of a chip period, entries are read from the table (each entry corresponding to one nger). Normally, the address generator and the pn-walsh-generator will then use these information to generate the sub-sample address as well as the correct PN and walsh-code for the rake ngers. One exception is that if a logical nger is being recon gured (indicated by t h e e n try generator discussed in section C), the content from the table will be discarded and the one generated by t h e e n try generator will be used instead. The entries in the table will be updated in every multiplexing cycle to keep track of the state (the desired sub-sample, and PN and walsh-code position) of each logical nger.
C. Entry Generator Entry generator(EG) is responsible for generating the desired entries for the Multiplexing Information Table mentioned in section B.
There is a master PN generator which is a 15 stage feedback s h i f t register that acts as a reference point for the controlling DSP. When the controlling DSP wants to re-con gure a logical rake n g e r , i t presents the corresponding nger number, the desired subchip position and a 15-bit o set with respect to the master PN generator to the entry generator. In IS-95, the PN sequence is generated using a 15-stage feedback shift register with di erent feedback logic for I and Q channel. The content of the shift register (register state) for each r a k e nger is stored in the MIT and the PN code is generated by a d v ancing the register states by 1 . Therefore, the goal of the entry generator is to use the 15-bit o set to generate the correct register content a s w ell as the Walsh code o set which are the required information for generating the PN and walsh-code for each rake nger.
Register content for both I and Q channel is generated by u s i n g pre-calculated matrix, Vn. Letr(i) be a vector representing the content of a 15-bit register at certain o set i. Then, the values of the matrix are calculated so thatr(i + 2 n ) =r(i) Vn . That is, giving a 15 bit register content to a matrix Vn , it will produce a new register content w h i c h i s 2 n states later than the input. (we can see that the pn generator mentioned in section B is essentially equal to V 0 ) The structure of the PN generation matrix of the entry generator is shown in gure 3. In order to reduce the hardware overhead, we o n l y i m p l e m e n t the matrix V 0 V 2 ::: V 14 and use 3 cycles to generate the correct information. The 15-bit o set given by the DSP acts as the select bits for EG to determine whether to by-pass certain matrix or not and the register content of the master PN generator is the input to V 0 . In the rst cycle, the even bits of the o set are used as the select bits. In the second and third cycles, the odd bits are used. Therefore, the register content o f a n y o s e t value between 0 and 2 15 can be obtained in three cycles. In our implementation, the pre-calculated matrix operates at a rate of 4 times chip rate, which means one entry in the MIT can be changed per chip period.
One problem of this 'pre-calculated matrix' strategy is that it does not handle the 'additional zero' problem which is described as follows: The PN sequence used in IS-95 has a period of 2 15 chips. However, if we generate the sequence using a 15-bit shift register, we can only have 2 15 ; 1 states because the 'all-zero' state will never happen. So, an additional zero needs to be generated after 14 consecutive zeros are seen from the output of the shift register.
To s o l v e this problem in our design, there is an o set modi er before the given o set is fed into the matrix. The function of this unit is to reduce the o set by one if the current position of the master PN generator plus the given o set exceeds 2 15 (i.e. cross the position of the additional zero). Thus, the register content generated using this reduced o set will be one chip earlier as if the 14 th zero is repeated once(act as the additional zero).
IV. Result
A time-multiplexed version of rake receiver using pre-calculated matrix for o set change was implemented using two Xilinx XC4028XL with utilization around 65% for each FPGA. The design was coded in VHDL and gate-level design was synthesized using Synopsys. The design was then mapped to Xilinx FPGAs. The receiver was tested at a clock rate of 10MHz and was functionally correct. Figure 4 shows the test board with the FPGAs on it.
